<?xml version='1.0' encoding='utf-8'?>
<?xml-stylesheet type='text/xsl' href='http://sites.lero.ie/rss.xsl' media='all'?>
<rss version='2.0' xmlns:dc='http://purl.org/dc/elements/1.1/'>
  <channel>
    <title>lero RSS Feed</title>        
    <link>http://sites.lero.ie/fm2011/mainconference.html?rss</link>
    <description>	 fm2011 / 	 Main Conference</description>
    <language>en</language>    
        <item>
			<title>	 fm2011 / 	 Main Conference</title>
			<description>&lt;p&gt;&lt;strong&gt;Wednesday 22 June&lt;/strong&gt;&lt;/p&gt;&lt;p&gt;09:00 - 09:30 Opening Address&lt;/p&gt;&lt;p&gt;09:30 - 10:30 Invited Talk I&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;Janos Sztipanovits. &lt;em&gt;Model Integration and Cyber Physical Systems:&#160; A Semantics Perspective.&lt;/em&gt;&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;10:30 - 11:00 Coffee&lt;/p&gt;&lt;p&gt;11:00 - 12:30 Cyber Physical Systems&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Does It Pay to Extend the Perimeter of a World Model?&lt;/em&gt; Damm, Finkbeiner.&lt;/p&gt;&lt;p&gt;&lt;em&gt;System Verification Through Program Verification&lt;/em&gt;. Dietsch, Westphal, Podelski.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Adaptive Cruise Control: Hybrid, Distributed, and Now Formally Verified.&lt;/em&gt; Loos, Platzer, Nistor.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;12:45 - 14:00 Lunch&lt;/p&gt;&lt;p&gt;14:00 - 15:30 Runtime Analysis&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;TraceContract: A Scala DSL for Trace Analysis.&lt;/em&gt; Barringer, Havelund.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Using Debuggers to Understand Failed Verification Attempts.&lt;/em&gt; M&#252;ller, Ruskiewicz.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Sampling-based Runtime Verification&lt;/em&gt;. Bonakdarpour, Navabpour, Fischmeister.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;15:30 - 16:00 Coffee&lt;/p&gt;&lt;p&gt;16:00 - 17:45 Case Studies / Tools&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Specifying and Verifying the SYNERGY Reconfiguration Protocol with LOTOS NT/CADP.&lt;/em&gt; Boyer, Gruber, Sala&#252;n.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Formal Development of a Tool for Automated Modelling and Verification of Relay Interlocking Systems.&lt;/em&gt; Haxthausen, Kjaer, Le Bliguet.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Relational Reasoning via SMT Solving&lt;/em&gt;. El Ghazi, Taghdiri.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Building VCL Models and Automatically Generating Z Specifications From Them&lt;/em&gt;. Amalio, Glodt, Kelsen. (15 mins)&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;&lt;strong&gt;Thursday 23 June&lt;/strong&gt;&lt;/p&gt;&lt;p&gt;09:00 - 10:00 Invited Talk II&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;David Harel. &lt;em&gt;Some Thoughts on Behavioral Programming.&lt;/em&gt;&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;10:00 - 10:30 Experience Report&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;The 1st Verified Software Competition: Experience Report. &lt;em&gt;Klebanov, M&#252;ller, N. Shankar, Leavens, W&#252;stholz, Alkassar, Arthan,&lt;br /&gt;Bronish, Chapman, Cohen, Hillebrand, Jacobs, Leino, Monahan, Piessens, Polikarpova, Ridge, Smans, Tobies, Tuerk, Ulbrich, Wei&#223;..&lt;/em&gt;&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;10:30 - 11:00 Coffee&lt;/p&gt;&lt;p&gt;11:00 - 12:30 Program Compilation and Transformation&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Validated Compilation Through Logic&lt;/em&gt;. Li.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Certification of Safe Polynomial Memory Bounds&lt;/em&gt;. De Dios, Pe&#241;a.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Relational Verification Using Product Programs.&lt;/em&gt; Barthe, Crespo, Kunz.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;12:45 - 14:00 Lunch&lt;/p&gt;&lt;p&gt;14:00 - 15:30 Security&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Specifying Confidentiality in Circus&lt;/em&gt;. Banks, Jacob.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Formally Verifying Isolation and Availability in an Idealized Model of Virtualization&lt;/em&gt;. Barthe, Betarte, Campo, Luna.&lt;/p&gt;&lt;p&gt;&lt;em&gt;The Safety-critical Java Memory Model:&#160; a formal account&lt;/em&gt;. Cavalcanti, Woodcock, Wellings.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;15:30 - 16:00 Coffee&lt;/p&gt;&lt;p&gt;16:00 -17:30 Process Algebra&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Failure-Divergence Refinement of Compensating Communicating Processes&lt;/em&gt;. Chen, Liu, Wang.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Termination Without Tick in CSP.&lt;/em&gt; Dunne.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Timed Migration and Interaction with Access Permissions.&lt;/em&gt; Ciobanu, Koutny.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;&lt;strong&gt;Friday 24 June&lt;/strong&gt;&lt;/p&gt;&lt;p&gt;09:00 - 10:00 Invited Talk III&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;Jasmin Fisher. &lt;em&gt;Executable Biology: Towards Computer Programmes That Mimic Life.&lt;/em&gt;&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;10:00 - 10:30 Education&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;From a Community of Practice to a Body of Knowledge: A case study of the formal methods community.&lt;/em&gt; Bowen, Reeves.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;10:30 - 11:00 Coffee&lt;/p&gt;&lt;p&gt;11:00 - 12:30 Concurrency&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Verifying Linearisability with Potential Linearisation Points.&lt;/em&gt;Derrick, Schellhorn, Wehrheim.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Refinement-based Verification of Local Synchronization Algorithms.&lt;/em&gt;M&#233;ry, Mosbah, Tounsi.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Simulating Concurrent Behaviors with Worst-Case Cost Bounds.&lt;/em&gt; Albert, Genaim, Gomez-Zamalloa, Johnsen, Schlatte, Tapia Tarifa.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;12:45 - 13.00 FM12 Presentation&lt;/p&gt;&lt;p&gt;13.00 - 14:00 Lunch&lt;/p&gt;&lt;p&gt;14:00 - 15:30 Dynamic Structures&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;Automatically Refining Partial Specifications for Program Verification.&lt;/em&gt; Qin, Luo, Chin, He.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Structured Specifications for Better Verification of Heap-Manipulating Programs.&lt;/em&gt; Gherghina, David, Qin, Chin.&lt;/p&gt;&lt;p&gt;&lt;em&gt;Verification of Unloadable Modules.&lt;/em&gt; Jacobs, Smans, Piessens.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;15:30 - 16:00 Coffee&lt;/p&gt;&lt;p&gt;16:00 - 17:00 Model Checking&lt;/p&gt;&lt;blockquote&gt;&lt;p&gt;&lt;em&gt;A Multi-Encoding Approach for LTL Symbolic Satisfiability Checking.&lt;/em&gt;Rozier, Vardi.&lt;/p&gt;&lt;p&gt;&lt;em&gt;On Combining State Space Reductions with Global Fairness Assumptions.&lt;/em&gt;Zhang, Sun, Pang, Liu, Dong.&lt;/p&gt;&lt;/blockquote&gt;&lt;p&gt;17:00&#160;&#160;&#160;&#160;&#160; Close&lt;/p&gt;</description>
			<pubDate>Wed, 15 Jun 2011 11:47:29 GMT</pubDate>
			<link>http://sites.lero.ie/fm2011/mainconference.html</link>
			<dc:creator>lero</dc:creator>
			<guid>http://sites.lero.ie/fm2011/mainconference.htmlWed, 15 Jun 2011 11:47:29 GMT</guid>
        </item>      
  </channel>
</rss>
